NXP Semiconductors /MIMXRT1062 /GPC /CNTR

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CNTR

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (MEGA_PDN_REQ_0)MEGA_PDN_REQ 0 (MEGA_PUP_REQ_0)MEGA_PUP_REQ 0 (PDRAM0_PGE_0)PDRAM0_PGE

MEGA_PUP_REQ=MEGA_PUP_REQ_0, MEGA_PDN_REQ=MEGA_PDN_REQ_0, PDRAM0_PGE=PDRAM0_PGE_0

Description

GPC Interface control register

Fields

MEGA_PDN_REQ

MEGA domain power down request

0 (MEGA_PDN_REQ_0): No Request

1 (MEGA_PDN_REQ_1): Request power down sequence

MEGA_PUP_REQ

MEGA domain power up request

0 (MEGA_PUP_REQ_0): No Request

1 (MEGA_PUP_REQ_1): Request power up sequence

PDRAM0_PGE

FlexRAM PDRAM0 Power Gate Enable

0 (PDRAM0_PGE_0): FlexRAM PDRAM0 domain will keep power on even if CPU core is power down.

1 (PDRAM0_PGE_1): FlexRAM PDRAM0 domain will be power down once when CPU core is power down.

Links

() ()